In this paper we propose a novel Pie gate bulk FinFET structure for logic applications suitable for system-on-chip (SOC) requirements. The influence of gate at bottom to junction depth, misalignment was examined for deeper junctions and shallower junctions. It has shown that bulk FinFET with source/drain to body (S/D) junctions shallower than gate at bottom has equal or better subthreshold performance than SOI FinFET. Further, we extend the concept of heavy body doping in bulk FinFETs of Pie-gate structure. The characteristics of such bulk FinFET structure is analyzed by 3D device simulation and compared with SOI FinFET.
INTRODUCTION
Double-gate SOI MOSFETs [1] have shown excellent downscaling characteristics and high-performance when compared to the conventional single-gate device structures, due to better gate controllability of the channel. FinFET is a self-aligned double-gate transistor [2] . It is the most viable implementation of double-gate MOSFET structure because of its simplicity and compatibility with conventional planar CMOS technology [3] . FinFET is available in two forms one of them is Bulk or body-tied FinFET and other is SOI FinFET. The bulk FinFET has gained attention mainly due to its ability to be integrated with standard bulk CMOS technology [4, 5] . Also, the bulk FinFET shows better immunity to negative bias-temperature (NBT) stress [6] .
Although, SOI wafer [7, 8] has shown excellent short channel characteristics, it has some disadvantages over bulk FinFETs such as high wafer cost, high defect density, heat transfer problems and may suffer from floating body problem [9] . The Bulk FinFET shows excellent promise but they do not have performance as good as SOI FinFET [10] . So, it is important to optimize bulk FinFET performance as in SOI FinFET. The earlier bulk FinFET structures [11, 12, 13] use a heavily doped upper Fin/channel doping and a heavier lower fin doping to control the short-channel effects (SCEs) but this results in a channel mobility degradation causing a lower ION/IOFF ratio. Therefore different Bulk structures are studied can compared for non uniform doping profiles. Further, Bulk FinFET of heavy body doping i.e. Punchthrough stopper [14] and Piegate bulk FinFET i.e. isolation oxide with source/drain-tobody (S/D) junctions shallower than gate at bottom [15] is reported as Fig 1. Here, Pie-gate structure (Fig 2) is basically represented by misalignment (ΔX j =negative) between the S/D junctions and the bottom of the gate electrode. Deeper gate electrode (shallower junctions) has an enhanced control over the bottom of the Fin and its electrostatic control also serves as a punch-thorough stopper which enhances the device subthreshold performance [15] .
DEVICE STRUCTURE
The device structure has been made with 3-D TCAD structure editor [16] . The double-gate FinFET designed is of 32nm channel length, oxide thickness 1.1nm, 11nm Fin width, 60nm Fin height and SiO2 as gate oxide material with 1.0V supply. Device is also simulated and optimized for different bulk doping profile. Calibration of TCAD tool is done properly before simulations 
Non uniform channel doping of Bulk FinFET
To control short channel effects (SCEs) following doping profiles are studied in our work: Subthreshold slope of profile reported in [14] is 78 mV/Decade and DIBL of device is 46 mV/decade which is a significant improvement over uniform low channel doping as discussed earlier.
Heavily doped Bulk FinFET
The high body doping is studied to improve bulk FinFET performance through punch through stopper which is used to reduce the punch through effect. As a result the drain and source depletion regions will become smaller and will not establish a parasitic current path. In this section of work, Bulk FinFET with heavy body doping (punch through stopper doping) [14] simulated for optimum value of doping. Since a higher bulk doping increases the subthreshold swing at the same time, this method is not the most efficient one to reduce drain-source leakage. 
Pie Gate Bulk FinFET with Punch through stopper
The pie gate Bulk FinFET, with misalignment of bottom of gate and source/drain body junction depth is simulated. ∆X (nm) is the amount of misalignment. Positive value of ∆X indicates that source/drain body junction is deeper than bottom of gate. Negative value indicates opposite behavior. The Bulk FinFET having shallower source/drain junction than bottom of gate (negative ∆X) shows better performance than normal Bulk FinFET (∆X=0) as reported in [15] . Table 3 shows that the subthreshold performance is improved with negative value of misalignment ∆X. We can further improve the performance by changing the doping profile of Fin and body with pie-gate structure. Fig 6. Higher value of ∆X improves short channel performance of Bulk FinFET but for low Fin doping the performance is not satisfactory.
Fig 6: Effect of channel doping on Subthreshold Slope of pie gate Bulk FinFET and SOI FinFET
The new pie gate FinFET is doped with punchthrough stopper doping and characterized the performance. The heavy body doping bulk FinFET is simulated for ∆X=0nm, ∆X=-10nm & ∆X=-20nm. For ∆X=-10nm SS is 70.62 mV/decade and DIBL is 28mV/V. For ∆X=-20nm SS is 60 mV/decade and DIBL is 25.6 mV/decade. It is clear that performance of device is significantly better than previously reported profile and also its value is compared with SOI FinFET. A graph of DIBL and Subthreshold slope is plotted for different bulk structures Fig  7 & Fig 8. The subthreshold performance is also studied with variation in channel doping with different Fin structures( Fig  6) . It is observed that device with heavy Bulk doping with misalignment ∆X=-20nm has subthreshold performance is almost similar to the SOI FinFET. All the simulations are done to keep the performance of the device according to the IRTS [17] requirements. Simulated output characteristics is shown in Fig 9 (b) . The output characteristics are closely spaced with bulk FinFET output resistance decreasing as junction depth is increasing, due to DIBL effect. The bulk FinFET has good performance in saturation regardless of source/drain junction depth. All these results show the importance of process variation control when the alignment between the gate-bottom and junction depth is concerned. The idea of making the S/D-to-body junctions shallower so that the polysilicon gate electrode controls the whole channel and part of the Fin under the active area comes from the Pi-gate FinFET structures. 
